Scalable deep neural network accelerator cores with cubic integration using through chip interface | IEEE Conference Publication | IEEE Xplore