Abstract:
This work presents a radiation resilient SRAM with a self-refresh scheme and error correction. The self-refresh scheme maintains the number of Single Event Upsets (SEUs) ...Show MoreMetadata
Abstract:
This work presents a radiation resilient SRAM with a self-refresh scheme and error correction. The self-refresh scheme maintains the number of Single Event Upsets (SEUs) below a correctable value during the idle mode by checking and correcting stored data row by row. A 4KB SRAM test chip in 65nm CMOS technology demonstrates that the combination of the proposed self-refresh and the error correction improves the radiation tolerance significantly when the SRAM is under accelerated proton radiation. At 39.38 MeV of radiation energy and the operating frequency of 3.6MHz, the proposed schemes reduces the numbers of errors in the SRAM by 25× and 8× for the proton radiation durations of 10s and 50s, respectively.
Published in: 2018 International SoC Design Conference (ISOCC)
Date of Conference: 12-15 November 2018
Date Added to IEEE Xplore: 24 February 2019
ISBN Information:
Print on Demand(PoD) ISSN: 2163-9612