Digital PHY Design Methodologies for High-Speed and Low-Power Memory Interface | IEEE Conference Publication | IEEE Xplore