Method of RTL Debugging When Using HLS for HW Design : Different Simulation Result of Verilog & VHDL | IEEE Conference Publication | IEEE Xplore