Area-Delay Product Efficient Design for Convolutional Neural Network Circuits Using Logarithmic Number Systems | IEEE Conference Publication | IEEE Xplore