Low-Latency Architecture for Implementing Floating-Point Multiplier and Divider Based on Symmetric-Mapping LUT | IEEE Conference Publication | IEEE Xplore