High-Level Synthesis Considering Layer Assignment on Timing in 3D-IC | IEEE Conference Publication | IEEE Xplore