A New Flip-flop Shared Architecture of Test Point Insertion for Scan Design | IEEE Conference Publication | IEEE Xplore