A Power-Efficient 10T D Flip-Flop with Dual Line of Four Switches using 65nm CMOS Technology | IEEE Conference Publication | IEEE Xplore