Hexagonal Tiling based Multiple FPGAs Stencil Computation Acceleration and Optimization Methodology | IEEE Conference Publication | IEEE Xplore