Circuit technique for improving propagation delay times in CMOS source-coupled logic circuits | IEEE Conference Publication | IEEE Xplore