Analysis and design considerations of static CMOS logics under process, voltage and temperature variation in UMC 0.18µm CMOS process | IEEE Conference Publication | IEEE Xplore