Architecture of high performance successive approximation time digitizer | IEEE Conference Publication | IEEE Xplore