Capacitance Minimization Clock Synthesis with Blockage-Avoiding Hybrid-Structure Network | IEEE Conference Publication | IEEE Xplore