A Scan-Based Lower-Power Testing Architecture for Modern Circuits | IEEE Conference Publication | IEEE Xplore