Toward more advanced usage of instruction level parallelism by a very large data path processor architecture | IEEE Conference Publication | IEEE Xplore