Coherence maintenances to realize an efficient parallel processing for a cache memory with synchronization on a chip-multiprocessor | IEEE Conference Publication | IEEE Xplore