A compact layout technique for reducing switching current effects in high speed circuits | IEEE Conference Publication | IEEE Xplore