Implementation of multipliers in FPGA structures | IEEE Conference Publication | IEEE Xplore