Chip-level substrate noise analysis with network reduction by fundamental matrix computation | IEEE Conference Publication | IEEE Xplore