Synthesis of selectively clocked skewed logic circuits | IEEE Conference Publication | IEEE Xplore