A comprehensive layout methodology and layout-specific circuit analyses for three-dimensional integrated circuits | IEEE Conference Publication | IEEE Xplore