Robustness enhancement through chip-package co-design for high-speed electronics | IEEE Conference Publication | IEEE Xplore