A CLUSTERING BASED AREA I/O PLANNING FOR FLIP-CHIP TECHNOLOGY

Janet Wang Kishore Kumar Muchherla Jai Ganesh Kumar Department of Electrical Computer Engineering University of ARizona at TUCSON wml@ece.arizona.edu, {kishorem, jgk}@email.arizona.edu

ABSTRACT

The complexity of nanometer SoC design requires the codesign and development of circuit design and packaging technology to enable a successful 'total integrated solution'. In this paper we introduce a new area I/O algorithm for the recent flip-chip packaging technology. The algorithm combines a clustering technique with area I/O planning algorithm to avoid iterations during "placement and area I/O pad assignment". Experiment results show that the total interconnect length (including both on-chip and off-chip parts) and delay are reduced by 10-15% comparing with traditional algorithms.

1. INTRODUCTION

As the semiconductor industry drives into nanometer silicon technologies, the race to keep up with Moore's Law has hit some stumbling blocks. Since the introduction of SoC design methodologies in the mid '90's, silicon and packaging technologies have been pushed hard to support higher performance, lower power, finer geometries and denser I/O solutions. With SoC design methodology, complete systems have been integrated into single chip solutions. This high level of integration has created new demands for packaging technology.

IC packaging technologies with peripheral I/O pads have several short comings. The complexity of the system and the calculated Rent parameters suggest that ICs require asymptotically more pads than the die perimeter can provide [9]. Peripheral I/O pads also constrain clock/power distribution, and their inherently large parasitics cause coupling and power issues for off-chip signaling. Moreover I/O counts have increased from the low hundreds in the early '90's to a few thousands today. For some high end microprocessors the electrical performance and I/O densities can not be easily realized with wire bonding based solutions. Given these concerns, the area I/O regime (flip chip) is predicted to eventually dominate IC implementation methodology. It offers improved pad count and reliability, reduced noise coupling, and cost savings as the technology matures.

Flip chip packaging technology utilizes very small solder spheres, known as solder bumps. These bumps are part of the silicon chip. The silicon chip with bumps is mounted on the package substrate, similar in operation to a surface mount board assembly process. Flip chip technology provides 5-10 times more I/Os than the traditional method of restricting the I/Os to the periphery [1] [7]. Moreover, flip chip interconnect offers lower I/O inductance, better power / ground distribution, and flexibility to connect directly from the package to anywhere on the die. To develop a successful SoC design with flip chip packaging technology, the package must be part of the design cycle from the very beginning. Unfortunately, existing CAD algorithms are for peripheral packaging technologies [2]. In addition, most of them separate the package design from the design cycle and treat the packaging technology as a 'plug and play' component for the silicon chip design.

The Cascade Design Automation recently reported a version of the CAD tool for designing area-array ICs [3]. This tool consists of an area-pad power analyzer, an area pad floor planner and an area pad router. The paper presented by Kiamilev et. al. [4] demonstrated three methods of designing an intrinsic area array IC. The problem with their approach is that the placement and routing of the area pads must be done manually and it has low packing density. The paper by Tan et. al [1] discusses about an area array pad router that automates the placement and routing of the area-array pads on the IC. The problem with this approach is that this is a post processing tool that can be used after initial IC layout generation. It does not take into consideration the packaging and off chip pad placement constraints as well as the "illegal regions "in the IC. The paper by Caldwell et. al [8] deals with an empirical study on the impact of area array I/O on placement. The results show that the use of area array I/O leads to shorter wire lengths and better placement when compared to peripheral I/O placement.

In this paper, we propose a clustering based area I/O pad planning algorithm for flip chip packaging technology. Based on our algorithm we have developed a prototype tool called *APT* (<u>Area I/O Planning Tool</u>). Our algorithm has two phases: clustering and planning. In the clustering phase, we set the initial cluster area as the pad pitch area (area enclosed by four I/O pads on the die) so that after the clustering procedure, the resulting clusters will have predefined area with bumps surrounding them. In the planning phase, we plan the core logic and the I/O clusters simultaneously so that interconnects both off chip and on chip are minimized, considering predefined area I/O pads in the illegal regions (pre-assigned to power and ground lines).

The algorithm is non iterative and *integrates physical* design issues along with packaging constraints. It provides a "total integrated solution" and can be used for SoC as well as SIP design methodologies. Experiment results show that the total interconnect length (including both on-chip and off-chip parts) is reduced by 10-15 %, compared with the traditional iterative algorithms where the I/O assignment was based on a predefined placement. It also achieves a speed up of 10-15X over the traditional iterative algorithms.

The rest of the paper is organized as follows. Section 2 presents the problem formulation and preliminaries. Section 3 gives a detailed description of the *APT* algorithm. Section 4 presents the experimental results conducted on large test circuits and Section 5 concludes the paper with insight into future work.

2. PROBLEM FORMULATION



Figure 1 shows the basic structure of a flip chip (FC) package. Flip chip packaging technology utilizes very small solder spheres that are 70 μ m to 100 μ m high and 80 μ m to 125 μ m wide. The position of the solder bumps are predefined and are arranged in the form of a matrix. The silicon chip with bumps is mounted on the package substrate where a predefined array of substrate pads "touch" these bumps to establish connection.

The inputs to our algorithm are a VHDL/ Verilog netlist (comprises of primary inputs, outputs, IP blocks, and gates), list of IP blocks and a technology file (consists of pad pitch size and matrix of solder bumps with illegal I/O pad regions). The core objective is to place and route these components (taking into account the 'illegal regions') along with off chip and on chip I/O pads so that we get an optimized total wiring length (includes both on-chip and off-chip interconnects) and delay.

As the feature size continues to shrink with the advent of SoC and other design methodologies, the circuit size becomes larger and increasingly difficult to handle. By pre-processing the netlist and creating a clustered netlist, the problem size becomes more manageable. The other reason for clustering is that in a design with widely varying cell sizes, the clustering step is used to create clusters of roughly equivalent size thereby enabling the use of cell-oriented algorithms on the clustered netlist. In the clustering phase, we set the initial cluster area as the pad pitch area (area between four I/O pads on the die) so that after the clustering procedure, the resulting clusters will have predefined area (in terms of pad pitch) with I/O pad connections (Solder bumps) adjoining them.

In the planning phase, we use a heuristic algorithm to plan the core logic and the I/O clusters simultaneously so that interconnects, both off chip and on chip are minimized, considering predefined illegal regions (pre-assigned to power and ground lines) of area I/O pads. Both the clustering and planning stages are emphasized in detail in the *APT* algorithm in section 3. The first part of the *APT* algorithm deals with the clustering of the input netlist.



Figure1. Area array pad structure

3. APT (<u>A</u>REA I/O <u>P</u>LANNING <u>T</u>OOL)

3.1. Clustering Phase

Given a netlist comprising of primary inputs, outputs, IP blocks, and gates, the clustering problem is to decompose the given components in the netlist into a number of clusters. It is a preprocessing step that is important in the sense that it not only reduces the size and complexity of the circuit but also maintains the natural hierarchy of the circuit that is clustered.

The clustering procedure recursively "collapses" small cliques to form clusters that satisfy the area and size requirements. Our clustering procedure follows a bottom up procedure and is similar to the one in [5]. The difference is that we use pad pitch (P: distance of separation between the pads) to define the area of clusters, so that the resultant clusters will have predefined area (in terms of pad pitch) with solder bumps in their periphery.

First, we convert the given VHDL/VERILOG netlist to a weighted directed graph $G_P(V, E)$ where V denotes the nodes and E the edges. The nodes represent the components in the VHDL/VERILOG netlist such as IP blocks, gates, primary inputs and primary outputs. The area of the jth cluster is defined as $a_j \cdot a_j$ depends on the area of the components represented by cluster 'j'. In order to have solder bumps in the periphery of the resulting clusters, we redefine the area of each cluster based on the pad pitch (P). Let *n* denote the number of pad pitch the cluster may occupy, we have $n = upper_bound(a_j / p^2)$. Thus the resulting area of jth cluster is $\tilde{a}_j = n * p^2$.

An *n* terminal net is represented by an *n*-clique in the graph representation. An *n*-clique is a complete sub graph with *n* nodes and $\binom{n}{2}$ edges. The edges of the clique are usually weighted according to the size of the net. We use the weighting function $\frac{2}{2}$ for an *n* terminal net [6]. The weights correspond to

the adjacency between the nodes. We introduce node replication if a node is communal, i.e. if it is linked to more than one component in the netlist.

The algorithm uses a heuristic that selects a particular node and forms a clique with its neighboring nodes. Let MAXCl(i) denote the array that holds the nodes of the clique. The array MAXCl(i) is updated with the neighboring node and checked for the size threshold S_i on each run. The size threshold

 S_t is a fraction of total number of nodes in the original graph $G_P(V, E)$ that no cluster size (the number of nodes in the cluster) can exceed. The size threshold used in our implementation was 50% of the number of nodes in the original graph. The clique formation stops when

$$Size of MAXCl(i) > Size threshold(S_t)$$
⁽¹⁾

The nodes in the clique are collapsed to form a cluster. The weight of the clustered node W(C) will be the sum of weight of the individual nodes in the clique. The edges that are internal to the clique are removed. For any node v outside the cluster, all edges that connect v to nodes inside the cluster are bundled together to form a new edge which connects the node v to the newly formed cluster node. The weight of the resultant edge is the sum of the weights of the edges that are bundled together. The *MAXCl* (*i*) array is cleared and the process is repeated. The clustering procedure ends when there are insufficient nodes to form clusters.

Once the clustering process is completed, we end up with a set of clustered nodes and edges with node weights corresponding to the area of clustered nodes and edge weights



to the adjacency between the clusters. The edge weights form the elements of the adjacency matrix (A). If two clustered nodes are not adjacent the corresponding element in the adjacency matrix is taken as zero. The clustered nodes along with adjacency matrix (A) and the list of IP blocks are given as the input to the planning part of the APT algorithm.

3.2. Planning Phase

The planning phase deals with the optimal assignment of the clusters in the chip area. The objective of the planning is to assign the obtained clusters such that *Primary Inputs* and *Primary Outputs* are assigned to legal pad sites and the overall wiring length is minimized.

3.2.1 Terminology

In this section we first introduce some notations. The generated clusters are represented as a new graph G(C, W) where C represents the clusters and W represents the weight/area of the clusters. The chip's dimensions are determined by the total weight of the clusters in graph G. The sum of the weights is approximated to the least possible square which gives the area of the chip. IP(C) is defined as a subset of G consisting of IPblock clusters. The cluster with the largest area and does not belong to IP(C) is defined as the primary cluster (C_L). All the remaining clusters are defined as non-primary clusters. IP_{max} is defined as the largest IP-block cluster in IP(C). The weight of primary cluster is approximated to W_L , an integer multiple of the pad pitch area (P^2) such that it gives the best *rectangular fit*. S_{I} represents the semi perimeter of the rectangular area (W_{I}). Assume that the number of generated clusters is n. A is an adjacency matrix of G with dimension $n \times n$. A(i, j) is an element of matrix A that gives the measure of adjacency between the clusters *i* and *j*. P_{il} and P_{le} represent the illegal and legal pad sites respectively. PI and PO are the primary inputs and primary outputs respectively. $COV(P_{il}, W)$ is a coverage function defined as

$$COV(P_{il}, W) = \begin{cases} P_{il} \cap P_{w} \ (pads \ in W) \\ P_{le} \cap P_{s} \ (pads \ around \ W) \end{cases}$$
(2)

It gives the number of illegal pad sites covered by the primary cluster (C_L) and the number of legal pad sites (P_{le}) available around C_L for a specified location on the chip. X denotes the number of primary inputs and primary outputs adjacent to C_L . R(C) is defined as the set of assigned clusters that are taken as reference for further planning. C_R is used to represent a cluster of R(C).



Figure.2 Formation of S(C) and $\alpha(C)$

S(C) is defined as the set of clusters which are either adjacent to the clusters in R(C) or shares a primary input (*PI*) with clusters in R(C). $\alpha(C)$ is defined as a subset of primary

inputs which are adjacent to the clusters in R(C). Figure 2 depicts how S(C) and $\alpha(C)$ are formed. In Figure 2, C1, C₂, C₃, C₅ and C₆ form S(C). C₂, C₅ and C₆ are included in S(C) because they are adjacent to cluster set R(C). C₁ and C₃ are included in S(C) since they are connected to R(C) through a primary input.

 $A_s(C)$ gives the measure of the sparsity of the adjacency matrix formed by clusters in S(C). The *sparsity* of a matrix is defined as the ratio of zero entries and the total number of entries in a matrix. If any element in the adjacency matrix is zero, it indicates that the clusters corresponding to the row and column are not adjacent to one another. A *connectivity matrix* (CM) is formed using the clusters of S(C). In Figure 2, C₁ and C₂ belonging to S(C) are connected through an unassigned external cluster C₇. The element in the *CM* corresponding to these clusters is weighed by the total edge weights between these clusters. C₂ and C₃ are not connected to one another through any unassigned external cluster. Hence the matrix element corresponding to these clusters is zero. $C_s(C)$ gives the *sparsity measure* of the *connectivity matrix* (*CM*).

LP(S(C)) gives the linear placement of the clusters. The Primary Input Net Span (PNS) gives the total interconnect length required to wire the clusters in S(C) with primary inputs in $\alpha(C)$. This is given by

$$\sum_{i=1}^{k} \sum_{j=1}^{k} y_{ij} \left(1 + z_{ij} \right) \text{ for all } i \neq j$$

$$k = \text{number of clusters in } S(C)$$

$$y_{ij} = \begin{cases} 1 \text{ if clusters i } \& j \text{ are adjacent to a PI in } \alpha(C) \end{cases}^{(3)}$$

$$0 \text{ otherwise}$$

z_{ii} = number of clusters between i & j after ordering

Planning is done in stages and clusters planned in each stage replace the clusters in R(C).

The *IP block clusters* are decomposed into the minimum possible number of rectangular blocks as shown in Figure 3. When an IP block is assigned, care is taken such that these blocks are regrouped and placed together. This method preserves the geometrical shape of the IP block during the course of planning.



Figure.3 Decomposition of an L-block

3.2.2 Problem Formulation

The planning phase begins with the assignment of the primary cluster (C_L). C_L is assigned to a suitable location determined by the number of I/Os adjacent to it and the relative size of IP_{max} . R(C) is updated by C_L . S(C) and $\alpha(C)$ are determined for the clusters in R(C). The clusters in S(C) are linearly ordered and assigned. Clusters in $\alpha(C)$ and the primary outputs adjacent to the S(C) and R(C) are assigned to the nearest available pad sites. R(C) is cleared and replaced by clusters in S(C). The planning process is repeated until all the clusters in G(C, W) are



assigned. We summarize our planning phase in the following steps.

Step 1: Determine the largest non-IP block cluster (C_L) from the graph and fit it into the best possible rectangle of area (W_L) with semi-perimeter (S_L) .

The area of the primary cluster is given by $W(C_L)$. $W(C_L)$ is approximated to W_L , the closest possible rectangular fit. Equations (4) to (8) describe the approximation.

$$W(C_L) = \max\left(W(C_i)\right) \quad i = 1...n \& C_i \notin IP(C) \quad (4)$$

The length (y) of W_L is given by the following relation.

$$(y-1)^*(y-1)^*P^2 < W(C_L) \le y^*y^*P^2$$
 (5)

(6)

where y is a positive integer.

The breadth (x) of W_L is given by the following relation. $(x-1)^* y^* P^2 < W(C_L) \le x^* y^* P^2$

where x is a positive integer.

$$W_L = x * y$$
 (7)
 $S_T = x + y$

$$S_L - .$$
(8)

Step 2: For the given graph (G), we generate several possible locations for the primary cluster (C_L) .

The number of primary inputs and outputs adjacent to the primary cluster (X) is compared with S_L . S_L gives a measure of the number of pad sites available on the cluster periphery. It is observed that a smaller value of X is associated with a smaller number of non-primary clusters adjacent to C_L . Confining C_L to a corner in this case results in the availability of maximum number of legal pad sites around the assigned clusters as the planning progresses. Thus C_L is confined to one of the corners if X is less than S_L ; otherwise C_L is located at a suitable position in the center of the chip. If W_L is comparable to IP_{max} , the following procedure is adapted. A suitable corner location is chosen for IP_{max} using the coverage function $COV(P_{ib} W(IP_{max}))$ such that the maximum number of illegal pad sites (P_{il}) is covered. The primary cluster is confined to the corner diagonally opposite to the location of IP_{max} . This is done to provide maximum number of pad locations in the periphery of the primary cluster.

Step 3: From all possible locations, we find the most optimal location for C_L .

The location of C_L has a great impact on the final solution since most of the primary I/Os and non-primary clusters are connected to C_L . If C_L is confined to a corner, we expand the possible corner locations by shifting C_L by one block (P^2) in all possible directions. We expand the possible center locations in the same way. The coverage function COV (P_{ib} , W_L) is used to refine these locations to obtain the most optimal location. The location which offers the maximum coverage and the maximum number of legal pad sites (P_{le}) around C_L is chosen as the best location for the primary cluster. Once C_L is assigned, it is taken as a reference cluster in R(C).

Step 4: For the given non-primary clusters and their adjacency matrix, assign them to suitable locations around clusters in R(C) such that the total wiring length is minimized. S(C) and $\alpha(C)$ are determined as shown in Figure 2 for the given cluster set R(C). The connectivity matrix is derived from the

adjacency matrix using S(C). $A_s(C)$ and $C_s(C)$ are computed from the adjacency and connectivity matrices respectively. The clusters in S(C) are ordered so as to minimize the interconnect length required to wire the clusters in S(C) and $\alpha(C)$ with those in R(C). The ordering of the clusters is done by *linear placement LP(S(C))* taking *Primary Input Net Span (PNS)*, $A_s(C)$ and $C_s(C)$ into consideration. The following paragraph describes the significance of *Primary Input Net Span (PNS)*, $A_s(C)$ and $C_s(C)$ in the linear ordering of the clusters.

A primary input *(PI)* is usually connected to more than one cluster. Placing clusters which share a primary input away from one another results in larger interconnect length. If the sparsity measure of the adjacency matrix ($A_s(C)$) is less than 0.7, failure to take the adjacency aspect into consideration increases the interconnect length significantly. A smaller value of $A_s(C)$ implies that the numbers of non-zero entries in the adjacency matrix is large. A large number of non-zero entries indicate that most of the clusters are adjacent to one another. In this case, if the adjacent clusters are placed away from one another; the total interconnect requirement will increase significantly. The value of 0.7 has been chosen after experimental verification of several test cases. Similarly, if $C_s(C)$ is less than 0.7, the additional wiring length required on account of placing two connected clusters apart from one another cannot be ignored.

An alternative means of ordering the clusters is taking delay between the clusters into consideration. The delay between the clusters can be computed using the following equations.

$$\tau = R_{wire} C_{wire} \tag{9}$$

$$C_{wire} = C_H \begin{vmatrix} x_u - x_v \end{vmatrix} + C_V \begin{vmatrix} y_u - y_v \end{vmatrix}$$
(10)

where R_{wire} is the resistance of the wire per unit length and

 C_{wire} is the capacitance per unit length. C_H and C_V are the horizontal and vertical capacitance per unit length. (x_u, y_u) and

 (x_v, y_v) denote the positions of clusters u and v.

Taking Primary Input Net Span (PNS), $A_s(C)$ and $C_s(C)$ into consideration, 2 cases of *linear placement* are derived.

Case 1: If $A_s(C)$ and $C_s(C)$ which gives the sparsity measure of the adjacency and connectivity matrices of S(C) are greater than 0.7, the linear placement problem is

$$LP(S(C)) = f(PNS)$$
⁽¹¹⁾

Case 2: If As(*C*) and $C_s(C)$ are less than 0.7, the adjacency and connectivity aspects can not be ignored. In this case, the linear placement of the clusters is defined by *Primary Input Net Span* (*PNS*), $A_s(C)$ and $C_s(C)$.

$$LP(S(C)) = f(PNS, V(C)) \begin{cases} V(C) = A_S(C) \\ if A_S(C) < 0.7 \& C_S(C) > 0.7 \\ V(C) = C_S(C) \\ if A_S(C) > 0.7 \& C_S(C) < 0.7 \\ V(C) = C_S(C) \& A_S(C) \\ if A_S(C) < 0.7 \& C_S(C) < 0.7 \\ if A_S(C) < 0.7 \& C_S(C) < 0.7 \end{cases}$$
(12)

The influence of ordering the clusters on the interconnect length is explained below.

Ordering by Primary Input Net Span (PNS)



For the sake of simplification, R(C) is assumed to have only one reference cluster i.e. C_R. In Figure 4, C₂ and C₄ are connected to C_R through the primary input, PI₂. Since C₂ and C₄ are not assigned adjacent locations, the interconnect length required to



Figure 4. Unordered Clusters

wire these clusters is large. Similarly, the nets corresponding to PI₃ and PI₄ also contribute to additional interconnect length. In Figure 5, the clusters are ordered such that clusters sharing a primary input are assigned adjacent locations. The interconnect length requirement is observed to be reduced significantly



Ordering by Adjacency



Figure 6. Unordered Clusters

In Figure 6, C_1 and C_3 are adjacent to one another. Failure to assign them closer to one another resulted in larger interconnect length. Figure 7, depicts an optimized ordering of these clusters. Assigning adjacent clusters closer has resulted in shorter wiring length.



Figure 7. Ordered Clusters (Adjacency approach)

Ordering by Connectivity through an external cluster

In Figure 8, C_1 , C_2 , C_3 , C_4 , C_5 and C_6 are the clusters of S(C). C_7 , C_8 and C_9 do not belong to S(C). Though the clusters of S(C) are not adjacent, they are connected to one another through external clusters (C_7 , C_8 , and C_9). In Figure 8. C_1 and C_4 are connected through C_8 . Assigning C_1 and C_4 away from one another required larger interconnect length to wire them with C_8 . This problem is overcome by placing C_1 and C_4 closer. Figure 9, shows the clusters ordered on the basis of connectivity through an external cluster.

Step 5: For a given ordering of LP(S(C)), assign clusters in S(C), their corresponding primary inputs and primary outputs such that optimal placement is achieved.

LP(S(C)) gives the ordering of the clusters but do not provide any information about their absolute locations. The ordered list of S(C) is partitioned into several subsets such that no clusters in any two subsets are either adjacent or connected through an



Figure 9. Ordered Clusters (Connectivity approach)

external cluster. The obtained subsets of clusters are assigned closer to the clusters in R(C). The advantage of the partitioning is that the clusters can be assigned in batches. This partitioning is very effective when the periphery of C_R is marked by illegal pad sites (P_{il}) . After all the clusters of S(C) have been assigned, the clusters in $\alpha(C)$ are assigned to the available legal pad sites (P_{ie}) in the proximity of their corresponding S(C) and R(C)clusters. The primary outputs dedicated to the clusters of S(C)and R(C) are determined from the adjacency matrix (A). The obtained primary outputs are assigned to the closest available legal pad sites (P_{ie}) . The clusters in R(C) are replaced by clusters of S(C).

Step 6: Plan the remaining unassigned clusters connected to clusters in R(C).

S(C) and $\alpha(C)$ are derived as described earlier in *Figure 2* for the modified cluster set R(C). The clusters in S(C) are ordered as in step 4. Step 5 is repeated to plan the unassigned clusters. The process is repeated until all the clusters have been planned.

3.2.3 Delay Computation

The critical path delay is calculated from the graph G(C, W). It is the sum of the delay contributed by the clusters in the path along with the on chip and off chip interconnects. As the nodes inside a cluster are strongly connected, the interconnect delay within a cluster is negligible and the nodes contribute to the cluster delay. The wiring delay is computed from equations (9) and (10) taking $C_{\rm H} = C_{\rm V} = 2.5 \text{pF/cm}$ and $R_{\rm wire} = 1$.

4. EXPERIMENTAL RESULTS

We have implemented the *APT* algorithm in C programming language. The experiments were run on several test circuits and the results are tabulated in Table 1. The circuits C499, C880, C2670 and C7552 are from the *ISCAS 85/89* Bench mark suite, while the other circuits are synthesized from them. We have simulated the results using a SUN Ultra2 workstation with 512MB memory. The pad pitch (*P*) is taken as 100µm for solder bump based flip chip technology. The Figure 10 gives the resultant clusters and their orientation for the test circuit 3. It also provides the plot of the legal I/O pads that were used for interconnection with the clustered nodes. The results guarantee an optimal placement plan with reduction in interconnect length



(including both on-chip and off-chip parts) and delay by 10-15% over the existing iterative approach. The resultant delays are computed using equations (9) and (10) for the *APT* algorithm. Φ gives the execution time of *APT* algorithm. We also achieve a better speed up of over 10-15X over the iterative placement approach. The iterative approach that is used for comparison deals with an initial assignment of the clusters inside the flip chip area. It plans them iteratively to get an optimal reduction in interconnect length and delay. The solution depends on the initial location. The execution time Ω is the time taken by the iterative algorithm to converge.



Figure 10. Resultant clusters and legal pad placement i: illegal pads, o: available legal pads, x: assigned pads

5. CONCLUSION

The APT (<u>Area I/O Planning Tool</u>) algorithm provides a "total integrated solution" for placing the clustered nodes along with the I/O pads in an area array based system. It provides a better non iterative planning approach for the SoC and SiP design methodologies. Experimental results on large test circuit's shows hat as a result of using the APT, the total interconnect length (including both on chip and off chip parts) and circuit

delay are significantly reduced by 10-15%. It also achieves a speed up of over 10-15X over the iterative method. In the future we plan to refine our algorithm for incorporating the area I/O buffer planning.

6. REFERENCES

[1]An Intrinsic Area-Array Pad Router For ICs Chandra Tan,

Donald Bouldin, Peyman Dehkordi. 17th Conference on Advanced Research in VLSI (ARVLSI '97)

[2]Massoud Pedram, Kamal Chaudhary, Ernest S. Kuh: I/O Pad Assignment Based on the Circuit Structure. ICCD 1991: 314-318. 1990

[3]R. Farbarik, X. Liu, M. Rossman, P. Parakh, T. Basso, R. Brown,. "CAD Tools for Area-Distributed I/O Pad Packaging," IEEE MCMC-97

[4]F.E. Kiamilev, A.V. Krishnamoorthy, R.G. Rozier, G.F. Aplin, C.D. Hull, R. Farbarik and R.E. Oettel. Design of IC's for flip chip integration with optoelectronic device arrays, in proc Multichip module conf., pages 163-167, Santa Cruz, CA- 1997

[5]Jason Cong, M'Lissa Smith: A Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design. DAC 1993: 755-760.

[6]M. Hanan and JM Kurtzberg, A review of the placement and quadratic assignment problems. SIAM Review 14, 3-342 (1972).

[7]Braun, T.; Becker, K.-F.; Koch, M.; Bader, V.; Aschenbrenner, R.; Reichl, H.; Flip Chip molding - Recent progress in flip chip encapsulation, Advanced Packaging Materials, 2002. Proceedings. 2002 8th International Symposium on , 3-6 March 2002, Page(s): 151-159

[8] A. E. Caldwell, A. B. Kahng, S. Mantik and I. L. Markov, "Implications of Area-Array I/O for Row-Based Placement Methodology", Proc. IEEE Symp. on IC/Package Design Integration, Santa Cruz, February 1998,.

[9]Semiconductor industry association; National Technology Road map for Semiconductors: Technology needs (2001 edition), December 2001.

Table1. Experimental results of APT algorithm, IL: Interconnect length (including both on-chip and off-chip parts), Φ: speed of execution for the APT algorithm, Ω: speed of execution for iterative placement algorithm

Ckt	# Nodes	#	#	IL(mm)		Delay (ns)		Φ	Ω
		I/P	O/P	APT	IM	APT	IM	(s)	(s)
Test1	132	16	23	1	1.2	1.305	1.441	0.2	3.1
Test2	150	30	35	2.2	2.5	1.095	1.232	0.6	8.9
Test3	156	18	24	1.9	2.2	1.560	1.731	0.7	9.6
Test4	230	45	53	4.6	5.2	1.832	2.043	1.1	15.4
C880	383	60	26	2.1	2.5	1.045	1.211	1.7	22.8
C499	546	41	32	3.8	4.3	6.912	7.767	3.2	40.6
Test5	880	66	64	5.3	6.1	9.982	11.19	6.1	87.3
C2670	1193	233	140	26.3	30.2	62.42	70.17	11.2	138.2
C7552	3512	207	108	7.6	8.9	28.52	32.39	14.3	208.4
Test6	5866	190	174	13.7	15.9	39.34	45.67	23.5	333.7
Test7	8984	263	240	18.3	21.7	47.38	58.45	31.3	460.3
Test8	11732	323	302	24.7	28.6	54.86	63.72	42.1	623.1

