Buffered clock tree for high quality IC design | IEEE Conference Publication | IEEE Xplore