Analysis of the effect of LUT size on FPGA area and delay using theoretical derivations | IEEE Conference Publication | IEEE Xplore