Analysis of wave-pipelined domino logic circuit and clocking styles subject to parametric variations | IEEE Conference Publication | IEEE Xplore