A fast lithography verification framework for litho-friendly layout design | IEEE Conference Publication | IEEE Xplore