A high-performance SRAM technology with reduced chip-level routing congestion for SoC | IEEE Conference Publication | IEEE Xplore