Impact of interconnect process variations on memory performance and design | IEEE Conference Publication | IEEE Xplore