Modeling layout effects for sensitivity-based analog circuit optimization | IEEE Conference Publication | IEEE Xplore