Power reduction in test-per-scan BIST with supply gating and efficient scan partitioning | IEEE Conference Publication | IEEE Xplore