A methodology for layout aware design and optimization of custom network-on-chip architectures | IEEE Conference Publication | IEEE Xplore