Time redundancy based scan flip-flop reuse to reduce SER of combinational logic | IEEE Conference Publication | IEEE Xplore