Transaction level error susceptibility model for bus based SoC architectures | IEEE Conference Publication | IEEE Xplore