Formal verification of pipelined microprocessors with delayed branches | IEEE Conference Publication | IEEE Xplore