Gate sizing and replication to minimize the effects of virtual ground parasitic resistances in MTCMOS designs | IEEE Conference Publication | IEEE Xplore