Interconnect and thermal-aware floorplanning for 3D microprocessors | IEEE Conference Publication | IEEE Xplore