Parameterizable architecture-level SRAM power model using circuit-simulation backend for leakage calibration | IEEE Conference Publication | IEEE Xplore