A Fault Tolerant Design Methodology for Threshold Logic Gates and Its Optimizations | IEEE Conference Publication | IEEE Xplore