Transistor Sizing for Load Balance of Multiple Paths in Dynamic CMOS for Timing Optimization | IEEE Conference Publication | IEEE Xplore