Upper/Lower Boundary Estimation of Package Interconnect Parasitics for Chip-Package Co-Design | IEEE Conference Publication | IEEE Xplore