A software pipelining algorithm in high-level synthesis for FPGA architectures | IEEE Conference Publication | IEEE Xplore