Switch level optimization of digital CMOS gate networks | IEEE Conference Publication | IEEE Xplore