TuneLogic: Post-silicon tuning of dual-Vdd designs | IEEE Conference Publication | IEEE Xplore