Buffer/flip-flop block planning for power-integrity-driven floorplanning | IEEE Conference Publication | IEEE Xplore