Yield-constrained digital circuit sizing via sequential geometric programming | IEEE Conference Publication | IEEE Xplore