P3 (power-performance-process) optimization of nano-CMOS SRAMusing statistical DOE-ILP | IEEE Conference Publication | IEEE Xplore