Effective algorithm for integrating clock gating and power gating to reduce dynamic and active leakage power simultaneously | IEEE Conference Publication | IEEE Xplore