Global transaction ordering in Network-on-Chips for post-silicon validation | IEEE Conference Publication | IEEE Xplore